
Start
1
==
check_oper
idle
is_write
1
==
handle_write_op
handle_read_op
strobe_write
finished
wait_read
strobe_read
finished
idle
idle
check_oper
handle_write_op
strobe_write
handle_read_op
wait_read
strobe_read
finished
reset_all
idle
clk
reset_all
D
Q
State
[5]
[4]
[3]
[2]
[1]
[0]
out_RD
out_WR
finish
vit_cs_allow
strobe_read_reg
allow_data_output
in_data
8'bz
7'b0
reset_all
Vit_data
D
Q
read_reg
return_data
reset_all
Vit_num
vit1_code
vit2_code
Vit1_cs
Vit2_cs


Pause
restart
goto_third
rst
State
odd
even
Out1
Out2
terminal
Clk
D
Q
3'b000
3'b001
3'b010
3'b011
3'b100
3'b101
3'b110
3'b111
==
(Pause)
(restart)
(goto_third)

fsm.V


!read_data_valid
high_set = 0
low_set = 1
read_mem = 1
addr_on = 0
byte... = 1111
Check
_low
rst
high_set = 0
low_set = 0
read_mem = 0
addr_on = 0
byte_enable_mem = 0
idle
!rst
high_set = 0
low_set = 0
read_mem = 0
addr_on = 1
byte... = 0000
Set
_addr
high_set = 0
low_set = 0
read_mem = 0
addr_on = 0
byte... = 0000
Stop
_addr
!addr_set
addr_set
high_set = 0
low_set = 0
read_mem = 0
addr_on = 0
byte.... = 0000
read_data_valid
Clk
_l1
inclk_22
!inclk_22
high_set = 0
low_set = 0
read_mem = 0
addr_on = 0
byte... = 0000
inclk_22
!inclk_22
Clk
_h2
high_set = 0
low_set = 0
read_mem = 0
addr_on = 0
byte.... = 0000
Clk
_h1
!inclk_22
inclk_22
Check
_high
!read_data_valid
high_set = 1
low_set = 0
read_mem = 1
addr_on = 0
byte... = 1111
read_data_valid
Clk
_l2
inclk_22
!inclk_22
high_set = 0
low_set = 0
read_mem = 0
addr_on = 0
byte... = 0000

Keyboard.V


fwd_or_back = 0
pause = 0
playback = 1
!E|B_pressed
State_0
fwd_or_back = 0
pause = 0
playback = 1
fwd_or_back = 0
pause = 1
playback = 0
State_6
R_pressed
R_pressed
State_5
!key
F_pressed
E_pressed
fwd_or_back = 1
pause = 0
playback = 0
E_pressed
B_pressed
D_pressed
fwd_or_back = 0
pause = 0
playback = 0
B_pressed
!key
State_1
F_pressed
State_4
!key
R_pressed
D_pressed
fwd_or_back = 1
pause = 1
playback = 0
State_2
State_3
fwd_or_back = 1
pause = 0
playback = 1